

TOSHIBA

Leading Innovation >>>

New channel engineering for the low power CMOS technology


Akira Nishiyama
Corporate R & D Center,
Toshiba Corporation



東芝グループは、持続可能な
地球の未来に貢献します。

© 2010 Toshiba Corporation

SMART Community: 3 Major Streams

- 
- ✓ **Smart Grid → Stream of Energy**
 - ✓ **Cloud Computing → Stream of Information**
 - ✓ **Intelligent Transport System
Smart logistics → Stream of people, goods**

Contribution of Semiconductor Industry ?

Explosion of Information



Data Center of Apple (50,000m²)
(P.30, Businessweek Sept.6, 2010)


Larger Data Files

X

More Frequent Access


II

- High Speed Processing
- Large data capacity with low cost



Social Demands

Power Consumption increase for IT facilities



Source: METI Japan


<http://www.meti.go.jp/committee/materials/downloadfiles/g80520c03j.pdf>

Large Power Consumption by IT facilities

→ Measures for Dramatic Energy Saving Requested.

Sensor Network Market inside Japan


~13B\$ market in 2015 (Japan Only)




Nikkei Electronics 2009 December 28

Sensor Network and Sensor Node

Sensor network for Social Security and Information Grid



Sensor Node




Vast numbers of sensors, active for several years with a tiny battery or a solar cell (ex. 10mW level, 100kbps 10m Wireless Network)

Issues for Sensor Nodes


- **Power Saving - Low power , long battery life**
 - **Data processing speed – high speed processing with very low power and limited memory capacity**
- Basic requirement**
- **Large band width – high speed network**
 - **Cost - smaller and cheaper !**
 - **Flexibility with universal protocol**
 - **Information security – Certification between nodes**

Dennard's Scaling Law

Scaled Device



Minimum Feature Size




パラメータ	記号	Scaling
Electric Field	$E \propto V/x$	1
Tr density	$1/WL$	K^2
Current	$I \propto WV^2/(LT_{ox})$	$1/K$
Capacitance	$C_{load} \propto LW/T_{ox}$	$1/K$
Speed	$\tau \propto C_{load} * V/I$	$1/K$
Power density	$P \propto VI/LW$	1

Source: Intel (<http://www.intel.com>), from presentation at ISSCC 2003

High speed processing and low power consumption was satisfied by scaling at the same time.

ITRS device trend: Device Speed vs Power Consumption




From:
ITRS*
Roadmap 2009

(2009- 2024 trend)

Ideal situation is not
expected for further
scaling !

Why??

Power Voltage Trend Forecast in ITRS




From:
ITRS*
Roadmap 2009

Major Barriers for Power Voltage Reduction


- Small Ion (Device Speed Degradation)
- Off Leakage Current I_{off} Increase (Standby Power Consumption Increase)
- Relative Threshold Voltage Fluctuation Increase

Approach: Non-planer structure + Ion Booster



- ① Large $I_d \Rightarrow$ Stress engineering , High-mobility channel material
- ② Steep subthreshold \Rightarrow Multi-gate

Low power consumption CMOS Development





$$\text{Power} = \alpha \cdot f \cdot C_{\text{load}} \cdot V_{\text{dd}}^2 \cdot n + I_{\text{off}} \cdot V_{\text{dd}} \cdot n$$

Active power
Standby Power



α : Activation Ratio, f : Clock Freq., C_{load} : Load Capacitance,

V_{dd} : Supply Voltage, I_{off} , n : Amount of devices

Si NW: Short Channel Effect Suppression




Wire width reduction leads to steeper subthreshold swing




Inverter Performance: Delay and Power

(Simulation)




Delay is suppressed in thin NW Tr.




In the low V_{dd} operation, the sub-threshold characteristic is a key in the circuit performance.

⇒ Further NW thinning is desired


Si NW: Parasitic Resistance Reduction





Cross sectional View of NW after Epi growth on S/D



Enlarged by Epi-growth




NW: Parasitic Resistance Reduction





Ion increase by a factor of 2.4 was obtained.
 \Rightarrow Parasitic resistance reduction is important especially for NW transistors.

3D stress engineering for NW MOSFETs





- In addition to longitudinal stress, transversal and vertical stress is effective for NW MOSFETs

Si Nanowire Transistors: Stain Technique





Stress Memorization Technique (SMT) of Poly-Si Gate



Stress engineering to nanowire channel is highly effective for the performance improvement of nanowire transistors.


Dependence on wire width



Strain is especially effective for thinner NW.

Performance of SMT NW CMOS

I_{eff}^{-1} : Measure of CMOS inverter delay



nMOS :	w/o SMT	w/ SMT	w/ SMT	w/ SMT
pMOS :	w/o SMT	w/ SMT	w/o SMT	w/o SMT
H_{NW} :	15nm		24nm	

CMOS performance is greatly improved by NW .

High-mobility channels for CMOS

Material	Strain	Normalized mobility (vs. unstrained Si)		Remarks
		<i>n</i>	<i>p</i>	
Si	biaxial	2 [1]	1.4 [1]	
	uniaxial	1.7 [2]	3 - 4 [2, 10]	
Si _{1-x} Ge _x	biaxial		2.3 [3]	x=0.42
			6~10 [4]	x=0.92
Ge	No	1.4 [5] 3 [7]	2 [6]	with high-k theory
	Uniaxial biaxial	4.1 [7]	10~20 [8,9]	theory buried channel
GaAs	No	6.3 [2]	0.8 [2]	Low field/bulk
InAs	No	13-20 [2]	0.2-0.9 [2]	Low field/bulk



pFET

p&nFET

nFET



[1] K.Rim et al., IEDM 2003, [2] S. E. Thompson, IEDM 2006, [3] T.Tezuka et al., IEDM 2001, [4] T.Tezuka et al., 2004 Symp. on VLSI Tech. [5] H. Shang et al., IEDM 2002, [6] C. Chui et al., IEDM 2002, [7] Y.-J. Yang et al., APL **91**, 102103 (2007). [8] M. L. Lee et al., IEDM 2003, [9] T. Irisawa et al., APL **81**, 847 (2002). [10] S. Mayuzumi et al., 2009 Symp. on VLSI Tech.

SiGe Nano Wire formed by Ge condensation process




- ✓ Higher Ge fractions for the narrower mesas
- ✓ Formation of Ge-rich and narrow SiGe wires
- ✓ Compressive stress is imposed at the same time

SGOI-wire pFETs





- ✓ On/off ratio $> 10^4$
- ✓ Higher g_m by a factor 3 due to higher Ge fraction, uniaxial compressive strain and {110}-like sidewall

➤ SiGe-Trigate pFET $L_g=50\text{nm}$



$x_{\text{Ge}}=0.65$
Uniaxial strain :2.7%



•Mobility enhancement x4.9

•Id increase 45% (Power reduction 39% by overdrive decrease)


How about NMOS?

- Higher electron mobility of Ge than Si


	Si	Ge
μ_e	1500	3900
μ_h	450	1900

- Tensile strain in Ge ... μ_e enhancement

Tensile strain over 1 %



4 times higher than unstrained Si




Possibility of strained Ge-nMOS

Y.-J. Yang et al., APL 91,102103 (2007).

in combination with high-speed Ge-pMOSFETs



X-TEM image of nMISFET with SiGe S/D



- ✓ Atomically flat surfaces and interfaces between SiGe and Ge
- ✓ Seamless growth under gate edge
- ✓ Some defects near the SiGe/Ge interface

Tensile strain vs Ge comp. of stressors



Raman spectra @ Gate edges



Lattice mismatch between
Ge and $\text{Si}_{0.3}\text{Ge}_{0.7}$ ~1.3%



Tensile uni-axial strain over 1 % was introduced @ $x=0.7$

Lg dependence of strain and Gm increase



Gmmax increased by a factor of 2 by Lg scaling



Normalized Gm max gain by 1% strain



About 60% gain for Gmmax at $V_d=0.05V$

About 30% gain for Gmmax at $V_d=1V$

Graphene : Ultimate material ?



A.H.Castro Neto, et al., Rev.Mod.Phys. B. 81(2009), 109.

Mobility $> 200,000\text{cm}^2/\text{Vs}$

K.I.Bolotina, et al., solid state commun. 146(2008), 351.

Summary

- **Cloud computing and storage data explosion lead to the large power consumption of IT facilities worldwide. Sensor Network system requires vast numbers of low power sensor nodes. Measures for the dramatic reduction of power consumption of LSIs are quite important.**
- **Novel approach such as 3D channel structure, strain introduction, parasitic resistance reduction as well as application of new channel material is effective to meet the demands through the reduction of the power supply voltage of LSIs.**
- **Further research and development of this field is indispensable for the evolution of very low power electric system throughout the globe.**

Acknowledgement

This presentation includes Project results partly supported by NEDO.