TOSHIBA Leading Innovation >>>

New channel engineering for the low power CMOS technology

Akira Nishiyama Corporate R & D Center, Toshiba Corporation





SMART Community: 3 Major Streams





* Intelligent Transport System

Explosion of Information



Data Center of Apple (50,000m²) (P.30, Bussinessweek Sept.6, 2010)

Larger Data Files X More Frequent Access

TOSHIBA

Leading Innovation >>>

- High Speed Processing
- Large data capacity with low cost



Power Consumption increase for IT facilities



Large Power Consumption by IT facilities → Measures for Dramatic Energy Saving Requested.



~13B\$ market in 2015 (Japan Only)



Sensor Network and Sensor Node



- Power Saving Low power , long battery life
 Data processing speed high speed processing with very low power and limited memory capacity
- Large band width high speed network
- Cost smaller and cheaper !
- Flexibility with universal protocol
- Information security Certification between nodes

Dennard's Scaling Law



Leading Innovation >>>

ITRS device trend: Device Speed vs Power Consumption



Power Consumption per unit Area (A.U.)

TOSHIBA

Leading Innovation >>>

ITRS: International Technology Roadmap for Semiconductors

Power Voltage Trend Forecast in ITRS





 Large Id ⇒ Stress engineering , High-mobility channel material
 Steep subthreshold ⇒Multi-gate

Low power consumption CMOS Development



 α : Activation Ratio, f: Clock Freq., C_{load}:Load Capacitance,

V_{dd}:Supply Voltage, I_{off}, n: Amount of devices

Si NW: Short Channel Effect Suppression



Inverter Performance: Delay and Power



In the low V_{dd} operation, the sub-threshold characteristic is a key in the circuit performance. \Rightarrow Further NW thinning is desired

Si NW: Parasitic Resistance Reduction



NW: Parasitic Resistance Reduction



Ion increase by a factor of 2.4 was obtained. ⇒Parasitic resistance reduction is important especially for NW transistors.

3D stress engineering for NW MOSFETs



 In addition to longitudinal stress, transversal and vertical stress is effective for NW MOSFETs

Si Nanowire Transistors: Stain Technique



Stress engineering to nanowire channel is highly effective for the performance improvement of nanowire transistors.



Strain is especially effective for thinner NW.



Performance of SMT NW CMOS





High-mobility channels for CMOS

Material	Strain	Normalized mobility (vs. unstrained Si)		Remarks	
		n	р		
Si	biaxial	2 [1]	1.4 [1]		
	uniaxial	1.7 [2]	3 - 4 [2, 10]		
Si1-xGex	biaxial		2.3 [3]	x=0.42	nFFT
		\sim	6~10 [4]	x=0.92	
Ge	No	1.4 [5] 3 [7]	2 [6]	with high-k theory	n&nEE
	Uniaxial	4.1 [7]		theory	
	biaxial		10~20 [8,9]	buried channel	
GaAs	No	6.3 [2]	0.8[2]	Low field/bulk	~ CCT
InAs	No	13-20 [2]	0.2-0.9 [2]	Low field/bulk	

[1] K.Rim et al., IEDM 2003, [2] S. E. Thompson, IEDM 2006, [3] T.Tezuka et al., IEDM 2001, [4] T.Tezuka et al., 2004 Symp. on VLSI Tech. [5] H. Shang et al., IEDM 2002, [6] C. Chui et al., IEDM 2002, [7] Y.-J. Yang et al., APL **91**,102103 (2007).[8] M. L. Lee et al., IEDM 2003, [9] T. Irisawa et al., APL **81**, 847 (2002). [10] S. Mayuzumi et al., 2009 Symp. on VLSI Tech.

SiGe Nano Wire formed by Ge condensation process



- ✓ Higher Ge fractions for the narrower mesas
- ✓ Formation of Ge-rich and narrow SiGe wires
- Compressive stress is imposed at the same time

SGOI-wire pFETs



- \checkmark On/off ratio >10⁴
- ✓ Higher g_m by a factor 3 due to higher Ge fraction, uniaxial compressive strain and {110}-like sidewall

> SiGe-Trigate pFET Lg=50nm



•Id increase 45% (Power reduction 39% by overdrive decrease)

TOSHIBA Leading Innovation >>> How about NMOS?

• Higher electron mobility of Ge than Si

SiGeμ_e15003900μ_h4501900

• Tensile strain in Ge ... μ_e enhancement

Tensile strain over 1 %

4 times higher than unstrained Si



Possibility of strained Ge-nMOS Y.-J. Yang et al., APL 91,102103 (2007).

in combination with high-speed Ge-pMOSFETs

X-TEM image of nMISFET with SiGe S/D



 Atomically flat surfaces and interfaces between SiGe and Ge

✓ Seamless growth under gate edge

✓ Some defects near the SiGe/Ge interface



Tensile uni-axial strain over 1 % was introduced @ x=0.7

Lg dependence of strain and Gm increase



Gmmax increased by a factor of 2 by Lg scaling

Normalized Gm max gain by 1% strain



About 60% gain for Gmmax at Vd=0.05V About 30% gain for Gmmax at Vd=1V

Graphene : Ultimate material ?



A.H.Castro Neto, et al., Rev.Mod.Phys. B. 81(2009), 109.

Mobility > $200,000 \text{ cm}^2/\text{Vs}$

K.I.Bolotina, et al., solid state commun. 146(2008), 351.



- Cloud computing and storage data explosion lead to the large power consumption of IT facilities worldwide. Sensor Network system requires vast numbers of low power sensor nodes. Measures for the dramatic reduction of power consumption of LSIs are quite important.
- Novel approach such as 3D channel structure, strain introduction, parasitic resistance reduction as well as application of new channel material is effective to meet the demands through the reduction of the power supply voltage of LSIs.
- Further research and development of this field is indispensable for the evolution of very low power electric system throughout the globe.

This presentation includes Project results partly supported by NEDO.

